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Abstract. This paper presents SOAR: the first oblivious atomicity as-
sertion with polynomial complexity. SOAR enables to check atomicity of
a single-writer multi-reader register implementation. The basic idea un-
derlying the low overhead induced by SOAR lies in greedily checking, in
a backward manner, specific points of an execution where register oper-
ations could be linearized, rather than exploring all possible precedence
relations among these.
We illustrate the use of SOAR by implementing it in +CAL. The per-
formance of the resulting automatic verification outperforms comparable
approaches by more than an order of magnitude already in executions
with only 6 read/write operations. This difference increases to 3-4 orders
of magnitude in the “negative” scenario, i.e., when checking some non-
atomic execution, with only 5 operations. For example, checking atom-
icity of every possible execution of a single-writer single-reader (SWSR)
register with at most 2 write and 3 read operations with the state of the
art oblivious assertion takes more than 58 hours to complete, whereas
SOAR takes just 9 seconds.
1 Introduction
With multi-core architectures becoming mainstream, concurrent programming
is expected to become the norm, even among average developers who might
not always have the right skills and experience. Concurrent programming is
however notoriously difficult. In particular, it is hard to control the interference
between concurrent threads without compromising correctness on the one hand,
or restricting parallelism on the other hand.
Among consistency criteria for concurrent programming, atomicity (also known
as linearizability [14]) is one of the most popular. This is because atomicity re-
duces the difficult problem of reasoning about a concurrent program into the
simpler problem of reasoning about its sequential counterpart. Roughly speak-
ing, atomicity guarantees that concurrently-executing requests on shared objects
appear sequential: namely, each request appears to be executed at some point
(known as the linearization point [14]) between its invocation and response time
(real-time ordering). An example of an atomic execution of a read/write register
is depicted in Figure 1, along with its linearization points (assuming the register
is initialized to 0). In contrast, the execution in Figure 2 is not atomic. This is be-
cause we cannot place linearization points such that the sequential specification
of a register is satisfied, i.e., every read returns the last value written.
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Fig. 1. Example of an atomic execution.
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Fig. 2. Example of a non-atomic execution.
Precisely because it simplifies the job of the programmers by encapsulating
the difficulty underlying synchronizing shared atomic objects, atomicity is hard
to implement. As pointed out in [7], an evidence of this difficulty is that several
published implementations of atomic shared memory objects have later shown to
be incorrect. Not surprisingly, tools for checking atomicity are of crucial impor-
tance, in particular automatic ones that are suitable for machine verification [11].
So far, tools for checking atomicity have mainly been designed for specific
programming languages (e.g., Concurrent Java [10]). Some exceptions have been
proposed in the form of language-oblivious execution assertions, which enable to
check the atomicity of implementation histories. Some of these (e.g., [15,16]) are
still non-algorithm-oblivious in the sense that a fair amount of knowledge about
the checked algorithm is needed in order to check correctness.
Genuinely oblivious assertions were proposed in [24] (Lemma 13.16) and [18].
These assertions do not require any knowledge, neither about the language nor
about the checked algorithm. One specific such assertion is of particular interest:
the one of Chockler et al. (Property 1 of [7]) for it was especially devised for
automatic verification. This assertion, which we refer to as CLMT, can be written
as a simple logical predicate and is very appealing for automatic verification
especially when paired with a model checker such as the TLC for the +CAL
algorithm language [22,23].
Unfortunately, the CLMT assertion does not scale well as we discuss below.
Consider the (non-atomic) execution on a single-writer multi-reader (SWMR)
read/write register depicted in Figure 2. When implemented in +CAL, the
CLMT assertion takes more than one minute on our 4 dual-core Opteron ma-
chine to verify that this execution is not-atomic. This is even without taking
into the account the operations invoked by reader2. When considering a single
operation of reader2, the verification takes hours.
On the other hand, it is very simple for a human to verify manually that
the execution of Figure 2 is not-atomic. For the execution to be atomic, the
linearization point of the write operation w1 must come before that of read r11,
since r11 does not return the initial value 0. Similarly, w2 must be linearized
before r12. This leaves r13 which violates the sequential specification of the
read/write register, meaning that the execution is not atomic.
What makes CLMT slow is the very fact that it reasons about atomicity by
identifying the adequate properties of a precedence relation among read/write
operations. Namely, CLMT checks atomicity by establishing the existence of a
precedence relation among operations that: a) is a non-reflexive partial order,
and b) satisfies certain (five different) properties. Without diving into the details
of these properties, it is easy to see that this verification scheme cannot scale for
it does imposes an exponential computational complexity on a model checker.
Namely, with 2|op|
2
different possible relations over the set of |op| different op-
erations, there is simply too many relations to check, even for modest values of
|op|, regardless of the nature of the properties that are to be checked. This is
especially true when the “good” precedence relation does not exist, i.e., when
the execution is not atomic. The motivation of this paper is to ask whether it is
possible to devise an oblivious, yet scalable atomicity assertion.
We present SOAR (Scalable and Oblivious Atomicity asseRtion), the first
oblivious atomicity assertion with polynomial complexity. SOAR is devised for
single-writer multi-reader concurrent objects, of which the single-writer multi-
reader register is a very popular representative [6, 24]. Indeed, many applica-
tions of the register abstraction make use mainly of its single-writer variant.
Such applications include for example consensus [2, 5, 12] as well as snapshot
implementations [3].
Like CLMT, SOAR gives a sufficient condition for atomicity (in fact, in
Section 3.3 we prove SOAR equivalent to CLMT in our single-writer setting).
Interestingly, we could also use SOAR in +CAL to verify that some seemingly
natural simplifications of the celebrated Tromp’s algorithm [26] (implementing
an atomic bit out of three safe bits) lead to incorrect solutions. By doing this,
we show that our SOAR implementation in +CAL can be used successfully in
identifying non-atomic executions and algorithm debugging.
SOAR has a low-degree polynomial complexity (O(|op|3) in the worst case).
It outperforms CLMT [7] by more than an order of magnitude already in ver-
ifying atomicity of executions with only 6 read/write operations.1 This differ-
ence increases to 3-4 orders of magnitude in the “negative” scenario, i.e., when
checking some non-atomic execution. For example, checking atomicity of every
possible execution of a single-writer single-reader (SWSR) register with at most
2 write and 3 read operations with CLMT takes more than 58 hours to complete,
whereas SOAR takes just 9 seconds.
Underlying SOAR lies the idea of greedy linearization. Basically, SOAR looks
for linearization points in an execution ex rather than checks for precedence
relations. SOAR performs its search in a backward manner starting from the
end of the execution, linearizing the last write operation in ex (say w) and
then trying to linearize as many read operations as possible after w. Then, the
linearized operations are removed from ex and the linearization reiterates. It is
important to emphasize that the greedy linearization is without loss of generality.
We prove this by establishing the equivalence between SOAR and CLMT (for the
single-writer case). As we pointed out however, SOAR is designed specifically for
verifying atomicity of single writer objects, whereas CLMT is a general assertion
suitable also for multi-writer applications.
While SOAR is specified with an atomic read/write data structure in mind,
we believe that it is not difficult to extend it to cover other atomic objects
in which only one process can change the state of the object (single-writer).
Extending SOAR and the underlying greedy linearization idea to optimize model
checking of multi-writer objects is very interesting open problem. This is left as
future work.
The rest of the paper is organized as follows. After giving some preliminary
definitions in Section 2, we describe our assertion in details and prove its cor-
rectness in Section 3. In Section 4 we illustrate how SOAR can be used for model
checking Tromp’s algorithm and its variations in +CAL/TLC. We also report
on some performance measurements. We overview related work in Section 5.
2 Preliminaries
2.1 Processes and objects
We model processes and shared objects using the non-deterministic I/O Au-
tomata model [25]. We simply give here the elements that are needed to recall
1 We always compare SOAR to a version of CLMT that is optimized for the single-
writer case as we discuss in Section 4.2.
atomicity, state our assertion and prove its correctness. In short, an I/O automa-
ton is a state machine whose state can change by discrete atomic transitions
called actions. We consider two sets of processes: a singleton writer and a set of
processes called readers (we refer to a process belonging to the union of these
sets as client).
A read/write register is a shared object consisting of the following:
1. set of values D, with a special value v0 (called the initial value),
2. set of operations write(v), v ∈ D and read()
3. set of responses D ∪ {ack},
4. sequential specification of the register is any sequence of read/write opera-
tions such that the responses of operations comply with the following:
(a) write(v) , x := v; return ack (where x is initialized to v0)
(b) read() , return x
To access the register, a client issues an operation descriptor that consists
of the identifier of the operation id ∈ {‘write′, ‘read′} and the identifier of the
client; in case of a write, a value v is added to the descriptor. To simplify the
presentation, we sometimes refer to an operation descriptor op simply as an op-
eration op. A single-writer multi-reader (SWMR) register is a read/write object
in which only the process writer may issue write operations. We denote by wrs
(resp., rds) the set of write (resp., read) operations.
Clients use the actions of the form invoke(op) and response(op, v), where
op ∈ wrs ∪ rds and v ∈ D ∪ {ack}, to invoke operations and to receive re-
sponses. A sequence β of invoke and response actions is called an execution. An
invoked operation op is said to be complete (in some execution β) if β contains
response(op, v), for some v ∈ D ∪ {ack} (we say response(op, v) matches in-
voke(op)). An operation op is said to be pending in β if β contains the invoke(op)
action but not its matching response.
The execution ex is sequential if (a) the first action is an invocation, (b) each
invocation, except possibly the last, is immediately followed by its matching
response, and (c) every response is immediately followed by an invocation.
We say that an execution β is well-formed if (1) for every response(op, v)
action in β there is a unique invoke(op) action in β that precedes response(op, v),
(2) for every client c there is at most one pending operation issued by c in β.
Moreover, we assume that each well-formed execution β contains the invo-
cation and the response action of the special operation w0 = write(v0) called
the initial write, such that the response action for w0 precedes invocations of
any other operation. All executions considered in this paper are assumed to be
well-formed. A well-formed, sequential execution β is called legal, if β is in the
sequential specification of the register.
Finally, we say that a complete operation op precedes an operation op′ (or,
alternatively, that op′ follows op) in a well formed execution β if the response
action of op precedes the invocation action of op′ in β (we denote this by op <β
op′). Let op and op′ be two invoked operations in β; if neither op <β op′), nor
op′ <β op), we say that op and op′ are concurrent (in β).
2.2 Atomicity
We define atomicity (or linearizability) in the following way [6]: a (well-formed)
execution β is atomic if there is a permutation pi(β) of all operations in ex such
that: (1) pi(ex) is legal, and (2) if op <β op′ then op <pi(β) op′.
In this paper we rely on the Partial Order (PO) property [7] for proving
atomicity. As shown in Lemma 2 of [7], PO is sufficient for atomicity, i.e., if β
satisfies PO then β is atomic. Moreover, we use the PO property to establish
the correctness of our atomicity assertion in Section 3.3.
Definition 1. (PO Property). Let op be the set of all operations invoked in
the execution β that contains no pending operations and wrs (resp., rds) subset
of all writes (resp., reads) in op. An execution β satisfies a Partial Order (PO)
property if there is an irreflexive partial ordering ≺ on all elements of op, such
that, in β:
1. ∀pi, φ ∈ op, if pi <β φ, then ¬(φ ≺ pi).
2. ∀pi, φ ∈ wrs, either pi ≺ φ or φ ≺ pi.2
3. ∀pi ∈ wrs, ∀φ ∈ rds, if pi <β φ, then pi ≺ φ.
4. ∀pi, φ ∈ rds, if pi <β φ then for each w ∈ LastPrecWrites(pi,≺), w ≺ φ.
5. Let pi ∈ rds and let v be the value returned by pi. Then, v is written by some
write w ∈ LastPrecWrites(pi,≺).
Above, LastPrecWrites(pi,≺) == {w ∈ wrs : (w ≺ pi) ∧ ¬(∃w′ ∈ wrs : (w ≺
w′) ∧ (w′ ≺ pi)}.
The PO property can be simply written as a logical predicate (assertion), to
which we refer as CLMT.
3 A Scalable and Oblivious Atomicity asseRtion (SOAR)
3.1 Intuition: Greedy linearization
Our SOAR assertion is motivated by the observation that it is easy to linearize (in
the single-writer case) the fragments of the execution between every two writes.
Consider for example the fragment of the execution of Figure 2 in between initial
time t0 and time t1, the time of completion of write w1, that contains only those
read operations that are invoked before t1 (i.e., r11, r12 and r21). It is clear
that only read operations that return the value written by w0 (say v0) can be
linearized between w0 and w1. Moreover, such reads cannot be preceded by reads
that return values other than v0. In other words, in the execution of Figure 2,
only r21 can be linearized between w0 and w1 while the other reads must be
linearized after w1. We can repeat this partitioning of the execution between
two writes and apply the above reasoning iteratively, until we exhaust all write
2 In our case, with the single writer, this property becomes (having in mind Property
1) becomes: ∀pi, φ ∈ wrs, if pi <β φ then pi ≺ φ.
operations. When a single write operation wW is left, the remaining (still non-
linearized) read operations must return the value written by wW in order for
the execution to be atomic. In the example of Figure 2 the operations would
be linearized in the following order: w0, r21, w1, r11, w2, r12, leaving r13 which
actually violates the sequential specification of the atomic read/write register.
The greedy linearization idea described above is based on checking the frag-
ments of the execution that are between every two writes, starting from the
beginning of the execution. While this is the natural way for a human to lin-
earize executions, this approach leads to reasoning about execution suffixes (that
remain after removing linearized operations). In our case, we found it more con-
venient to reason formally about execution prefixes; hence, we choose to apply
greedy linearization starting from the end of the execution, using the similar
idea. Consider, again the execution of Figure 2. It is trivial to see that the last
write to be linearized is w2. Now we can try to linearize as many reads as possible
after w2; however, this cannot be done with any of the reads. We can remove all
linearized operations from the execution (i.e., in our case, only w2) and apply the
same reasoning to the remaining execution prefix. However, before reiterating,
we must make sure that removing linearized operations indeed leaves us with
the execution prefix; more concretely, we must check that none of the reads that
will remain in the execution was invoked after the completion of the linearized
write. In the case of w2, this condition is satisfied (no operations are invoked
after w2 completes). In the next iteration, we would linearize w1 and r13. Finally,
in the last iteration we could see that the atomicity is violated since not all of
the remaining read operations return the value written by the initial write (r11
returns 1).
3.2 Description
We formalize our greedy linearization approach to obtain a generic assertion for
atomicity in the following way. We denote:
– by W the total number of writes (not counting the initial write) in some
execution ex that contains no incomplete operations,
– by wi the ith write in ex,
– by rdsW the set of all read operations in ex, and
– by exrdsii (i = 0 . . .W ) the prefix of the execution ex that contains only write
operations from w0 to wi, and only read operations from set rdsi.
Notice that exrdsWW ≡ ex.
We assert the atomicity of every partial execution exrdsii (i = 0 . . .W ) as
follows:
1. If i = 0 (i.e., if ex′ = exrds00 contains only one write) then ex
′ is atomic if
and only if all (read) operations from rds0 return the initial value,
2. else (i.e., if i > 0), we:
(a) remove from rdsi every read r that satisfies the following properties (we
denote the set of such reads linRds(i):
i. r returns the value written by the write wi,
ii. r does not precede wi, and
iii. if some r′ ∈ Ri follows r, then r′ returns the value written by wi.
Basically, the reads from the set linRds(i) are immediately linearizable
and SOAR greedily linearizes such reads.
(b) If there is a read in rdsi \ linRds(i) that follows wi, then exrdsii is not
atomic.
(c) exrdsii is atomic if and only if ex
rdsi−1
i−1 is atomic, where rdsi−1 = rdsi \
linRds(i).
Given the recursive nature of SOAR, the assertion can be written more com-
pactly (and more precisely) as a logical predicate (Figure 3). We write it as
follows, using the TLA+ [21].
linRds(wrs, rds, Inv,Resp,Ret) == {r ∈ rds :∧
Ret[r] = Ret[lastWR(wrs)] \* l1∧
Resp[r] > Inv[lastWR(wrs)] \* l2∧ ∀r′ ∈ rds : Resp[r] < Inv[r′]⇒ Ret[r′] = Ret[lastWR(wrs)]} \* l3
SOAR(wrs, rds, Inv,Resp,Ret) ==
IF wrs = {lastWR(wrs)}
THEN ∀r ∈ rds : Ret[r] = Ret[lastWR(wrs)] \* a1
ELSE∧ ∀r ∈ rds \ linRds(wrs, rds, Inv,Resp,Ret) : ¬(Inv[r] > Resp[lastWR(wrs)]) \* a2∧
SOAR(wrs\{lastWR(wrs)}, rds\linRds(wrs, rds, Inv,Resp,Ret), Inv,Resp,Ret) \* a3
Fig. 3. SOAR as a TLA+ predicate
In Figure 3, SOAR() takes five arguments: (i) the sets wrs and rds con-
taining the identifiers of all write and read operations in the execution ex, re-
spectively, (ii) the functions (arrays) Inv,Resp : wrs ∪ rds → Nat (where Nat
is the set of natural numbers), containing the global logical time [17] of invo-
cations and responses of operations, respectively, and (iii) the function (array)
Ret : wrs ∪ rds → D (where D is the domain of values that an implemented
read/write register can assume), which maps the operations to values which are
written/read. Moreover, SOAR makes use of the function lastWR(wrs) which
returns the write in wrs that follows all other writes in ex.3
It is not difficult to see that the very approach that underlies SOAR yields
a low degree polynomial complexity (O(|op|3) in the worst case, where op is
the number of operations in the execution), which is to be contrasted with the
exponential one of the CLMT assertion.
3.3 Correctness
To establish the correctness of SOAR we rely on the CLMT assertion, defined
by the PO property, Def. 1, Section 2.2. We prove the correctness of SOAR by
3 For simplicity, we assume that the identifiers of write operations are monotonically
increasing with the time of operation invocation. If this is not the case the lastWR()
function should also take the function Inv() as the argument.
showing its equivalence with CLMT (in our single writer multi-reader model).
First, in Lemma 1, we show that each sequence of read/write operation β (that
does not contain incomplete operations) for which SOAR returns true, also sat-
isfies the PO property. Then, in Lemma 2, we show that whenever β satisfies
PO, SOAR returns true.
Lemma 1. If the assertion SOAR of Figure 3 applied on the sequence of read/write
operations β returns TRUE, then β satisfies the PO property.
Proof. Assume the assertion SOAR() on β returns TRUE, and denote by wrs
(resp., rds) the set of all write (resp., read) operations in β. Denote also |wrs|−1
by W (i.e., W is the number of non-initial writes in β). Consider the write
operations wi and subsets of read operations Ri defined as follows:
– for i = 0 . . .W , wi = lastWR(wrsi), where wrsW=wrs and wrsi−1 = wrsi\
lastWR(wrsi) (i = 1..W ), and
– for i = 1 . . .W , Ri = linRds(wrsi, rdsi)4, where rdsW = rds, rdsi−1 =
rdsi \Ri and R0 = rds0.
In other words, each wi is one of the W write operations in wrs, whereas
each Ri is (a possibly empty) subset of rds. By construction of Ri and rdsi and
Figure 3, it is not difficult to see that sets Ri are pairwise non-intersecting and
that
⋃
iRi = rds.
Moreover, consider the following precedence relation ≺:
(*) w0 ≺ R0 ≺ ... ≺ wi ≺ Ri ≺ ... ≺ wW ≺ RW , where we implicitly think of
≺ as of transitive relation.
Notice that two elements (read operations) belonging to the same Ri are
not ordered by the relation ≺. Obviously, ≺ is an irreflexive partial order and,
moreover, if pi ≺ φ then ¬(φ ≺ pi) (for any two operations pi and φ). We now
prove that the relation ≺, as defined by (*), satisfies each of the 5 properties of
Definition 1.
1. To prove Property 1, we distinguish 4 cases:
(a) pi, φ ∈ wrs. Property 1 is satisfied by the implementation of the function
lastWR(),
(b) pi ∈ wrs, φ ∈ rds. Fix i, such that pi = wi. If i > 0, suppose by
contradiction that φ ∈ Rj such that j < i. Then, φ ∈ rdsj , i.e.,
φ ∈ rdsi \ linRds(wrsi, rdsi). Since pi completes before φ is invoked,
by condition in line a2 of Figure 3, SOAR returns FALSE — a contra-
diction. On the other hand, if pi = w0, then ¬φ ≺ pi by (*).
(c) pi ∈ rds, φ ∈ wrs. Fix i > 0 such that φ = wi. Suppose by contradiction
that pi ∈ Rj = linRds(wrsj , rdsj), such that j > i. Since pi precedes wi
which precedes wj , pi precedes wj (i.e., pi completes before wj is invoked).
Hence, by line l2 of Figure 3, pi /∈ Rj — a contradiction.
4 In this proof, for simplicity of presentation, arguments 3-5 for linRds() are implicitly
assumed.
(d) pi, φ ∈ rds. Fix i, j such that pi ∈ Ri and φ ∈ Rj . Suppose by contra-
diction that j < i. In this case, pi, φ ∈ rdsi. If pi and φ return the same
value, then, since pi ∈ Ri, by lines l1− l3 of Figure 3, φ ∈ Ri, and j = i
— a contradiction. In case pi and φ do not return the same value, then,
by line l3 of Figure 3, pi /∈ Ri — a contradiction.
2. Property 2 trivially follows from the definition of ≺ (see (*)).
3. To prove Property 3, note that all pairs of writes and reads are related by ≺
(see (*)), and by the Proof of Property 1 (case (b)) ¬(φ ≺ pi). Hence, pi ≺ φ.
4. To prove Property 4, fix i such that pi ∈ Ri. Observe that, by (*),
LastPrecWrites(pi,≺) = {wi}. By the Proof of Property 1 (case(d)), it is
possible that either φ ∈ Ri, or pi ≺ φ. In both cases, by (*), wi ≺ φ.
5. To prove Property 5, again, we fix i such that pi ∈ Ri. By (*),
LastPrecWrites(pi,≺) = {wi}. Suppose, by contradiction, that pi does not
return the value written by wi. If i > 0, by line l1 of Figure 3, pi /∈ Ri
— a contradiction. Similarly, if i = 0, pi /∈ Ri by line a1 of Figure 3 — a
contradiction. uunionsq
Lemma 2. If the sequence of read/write operations β satisfies the PO property,
then the assertion SOAR of Figure 3 applied on β returns TRUE.
Proof. We prove this lemma by induction on the number of write operations
in β. In the following, we denote by Wβ the number of (non-initial) write oper-
ations in β, and by wrs (resp., rds) the set of write (resp., read) operations in β.
Base step: (Wβ = 0) In this case, the only write in β is the initial write
w0. By definition of w0, in every execution, w0 completes before any other op-
eration is invoked. Since β satisfies PO, by Property 3 of PO, w0 precedes all
reads in β. Moreover, since w0 is the only write in β, for any read pi in β,
LastPrecWrites(pi,≺) = {w0}. Hence, all reads in β return v0. By definition
of lastWR(), we have lastWR(wrs) = {w0}. Hence, by line a1 of Figure 3,
SOAR() returns TRUE.
Induction hypothesis: Suppose Lemma 2 holds for all Wβ < k, for some
natural number k.
Induction step:. We show that Lemma 2 holds for Wβ = k. Since β sat-
isfies PO, there is a irreflexive partial order relation ≺, and non empty sets
of read/write operations OP1 . . . OPm (where m ≤ k + 1 + |rds|, such that⋃
i=1...mOPi = wrs ∪ rds and, for all i, j, ∀opi ∈ OPi, opj ∈ OPj : opi ≺ opj ≡
i < j. Moreover, by Property 2 of PO, there is no OPi that contains two different
write operations.
Denote by OPlwr the set OPi that contains a write operation, such that all
sets OPj (if any), where i < j, contain only read operations. We denote the
union of all such sets OPj by OP ′ and the write contained in OPlwr by wk. Note
that, for all op′ in OP ′ wk ≺ op′.
Consider SOAR applied to β. Since in case k > 0 wrs 6= {lastWR(wrs)}, in
order to prove that SOAR returns TRUE, we prove that the conditions in lines
a2 and a3, Figure 3 hold.
To prove that the condition in line a2 holds, we first prove that ∀op′ ∈ OP ′ :
op′ ∈ linRds(wrs, rds) (where arguments 3-5 of linRds() are implicit).
– First, notice that, for all op′ inOP ′, LastPrecWrites(op′,≺) = {wk}. Hence,
by Property 5 of PO, every op′ returns the value written by wk, i.e., the
condition in line l1 of the predicate linRds(wrs, rds) is satisfied by each
op′ ∈ OP ′.
– Furthermore, by Property 1 of PO, since wk ≺ op′ for each op′ ∈ OP ′, it
is not possible that some op′ completes before wk is invoked. Hence, the
condition in line l2 of the predicate linRds(wrs, rds) is satisfied by each
op′ ∈ OP ′.
– Finally, by Property 4 of PO and since for each op′ ∈ OP ′ LastPrecWrites(op′,≺
) = {wk}, if op′ completes before some read op′′ is invoked then wk ≺ op′′
— i.e., op′′ ∈ OP ′. Moreover, by Property 5 of PO, all (read) operations in
OP ′ return the value written by wk. Hence, the condition in line l3 of the
predicate linRds(wrs, rds) is satisfied by each op′ ∈ OP ′.
Since all operations in OP ′ are in linRds(wrs, rds), it is not difficult to see
that the condition in line a2 of Figure 3 holds. Indeed, if this condition is false
then there is a read rd that follows wk such that ¬(wk ≺ rd), a violation of
Property 3 of PO.
To prove that the condition in line a3 of Figure 3 holds, we first show that
the execution β′ obtained after removing read operations from linRds(wrs, rds)
and wk satisfies PO, with the same relation ≺. Properties 1-3 of PO for β′
follow directly from the corresponding Properties for β. To prove Properties 4
and 5, notice that for all operations op from β′, wk /∈ LastPrecWrites(op,≺)
(otherwise wk ≺ op and op in OP ′ and linRds(wrs, rds), i.e., op is not in β′).
Notice also that β′ has the same write operations as β, except for wk. Hence,
Properties 4 and 5 of PO hold in β′ as well. Finally, β′ satisfies PO and Wβ′ =
k − 1 — hence, by the Induction hypothesis, the condition in line a3 evaluates
to TRUE. uunionsq
4 Application to Tromp’s algorithm
We applied SOAR and CLMT to the celebrated algorithm of Tromp [26] which
we implemented in the +CAL algorithm language. We compared SOAR and
CLMT performance, and evaluated SOAR’s applicability to detection of non-
atomic executions and, hence, to debugging.
Our +CAL implementation of Tromp’s algorithm with SOAR is given in
Figure 45 (the code used for testing is given in Figure 5). It consists of two
parts: (1) the SOAR part (comprised of lines 006-011, 037-043, 058-060, 064-
068 and 102-106), and (2) the +CAL implementation of the Tromp’s algorithm
(comprised of the remaining lines of Figure 4). We explain both parts of the code,
starting with Part 2 (Tromp’s algorithm). In the following we refer to Figure 4.
5 In Figure 4, ‘043:’ denotes a line number added for simplicity of presentation, whereas
‘l17:’ denotes a +CAL label.
001: ——————————————————- MODULE TrompSOAR2 ———————————————————
002: EXTENDS Naturals, TLC, Sequences
003: CONSTANT MAXWRITE, MAXREAD, V, W, R, WRITER, READER, SOAR( , , , , )
004: (* –algorithm Tromp 058: l8: (* Update of history variables and return*)
005: variables 059: globalClock := globalClock + 1;
006: (* 1. History variables used by SOAR and CLMT. *) 060: Resp[writeCount] := globalClock;
007: globalClock = 0, writeCount = 0, 061: return;
008: readCount = MAXWRITE,wrs = {0},rds = {}, 062: end procedure
009: Ret = [i ∈ 0 . . .MAXWRITE +MAXREAD 7→ 0],
010: Inv = [i ∈ 0 . . .MAXWRITE +MAXREAD 7→ 0], 063: procedure read() begin l9:
011: Resp = [i ∈ 0 . . .MAXWRITE +MAXREAD 7→ 0] 064: (* Update of history variables *)
065: globalClock := globalClock + 1;
012: (* 2. Variables used to simulate safe registers. *) 066: readCount := readCount + 1;
013: busy = [i ∈ {V,W,R} 7→ FALSE], 067: rds := rds ∪ {readCount};
014: value = [i ∈ {V,W,R} 7→ 0], 068: Inv[readCount] := globalClock;
015: (* 3. Tromp’s algorithm variables. *) 069: (* Tromp’s algorithm read() code*)
016: oldV alue = 0, (* Used by the writer*) 070: (* If W=R return v - line 1 *)
017: R writer = 0, (* Used by the writer to read R*) 071: l10: RW INIT(W );
018: W reader = 0, (* Used by the reader to read W*) 072: l11: READ(W ,W reader);
019: v = 0, x = 0, returnV alue = 0 (* Used by the reader*) 073: if W reader = value[R] then
074: returnV alue := v;
020: (* 4. Safe register simulation. *) 075: else
021: macro RW INIT(reg) begin 076: (* x : = Read(V) - line 2 *)
022: if
∨
((reg ∈ V,W ) ∧ (self = WRITER)) 077: l12: RW INIT(V );
023:
∨
((reg = R) ∧ (self = READER)) 078: l13: READ(V, x);
024: then busy[reg] := TRUE; 079: (* If W6=R change R - line 3 *)
025: end if; 080: l14: RW INIT(W );
026: end macro 081: l15: READ(W,W reader);
082: if W reader 6= value[R] then
027: macro READ(reg, result) begin 083: l16: RW INIT(R);
028: if busy[reg] = FALSE then result := value[reg]; 084: l17: READ(R, 1 − value[R]);
029: else either result := 0 or result := 1 end either; 085: end if;
030: end if; 086: (* v : = Read(V) - line 4 *)
031: end macro 087: l18: RW INIT(V );
088: l19: READ(V, v);
032: macro WRITE(reg, val) begin 089: (* If W=R return v - line 5 *)
033: value[reg] := val; busy[reg] := FALSE; 090: l20: RW INIT(W );
034: end macro 091: l21: READ(W,W Reader);
092: if W reader = value[R] then
035: (* 5. Tromp’s Algorithm w. SOAR. *) 093: returnV alue := v;
036: procedure write(val) begin l1: 094: else
037: (* Update of history variables*) 095: (* v : = Read(V) - line 6 *)
038: writeCount := writeCount + 1; 096: l22: RW INIT(V );
039: globalClock := globalClock + 1; 097: l23: READ(V, v);
040: Inv[writeCount] := globalClock; 098: (* return x - line 7 *)
041: Resp[writeCount] := INF ; 099: returnV alue := x;
042: Ret[writeCount] := val; 100: end if;
043: wrs := wrs ∪ {writeCount}; 101: end if;
044: (* Tromp’s algorithm write() code*) 102: l24:(* Update of history variables and return*)
045: if oldV alue 6= val then 103: Ret[readCount] := returnV alue;
046: (* change V *) 104: globalClock := globalClock + 1;
047: l2: RW INIT(V ); 105: Resp[readCount] := globalClock;
048: l3: WRITE(V, val); 106: assert (SOAR(wrs, rds, Inv, Resp, Ret));
049: oldV alue := val; 107: return;
050: (* if W=R then change W *) 108: end procedure
051: l4: RW INIT(R);
052: l5: READ(R,R writer);
053: if value[W ] = R writer then
054: l6: RW INIT(W );
055: l7: WRITE(W, 1 − value[W ]);
056: end if;
057: end if;
Fig. 4. SOAR application to Tromp’s algorithm
109: (* 6. Code for testing. *)
110: process Writer = WRITER begin wrloop:
111: while (writeCount < MAXWRITE) ∧ (readCount ≤MAXWRITE +MAXREAD) do
112: either call write(0) or call write(1) end either;
113: end while;
114: end process;
115: process Reader = READER begin rdloop:
116: while (writeCount ≤MAXWRITE) ∧ (readCount < MAXWRITE +MAXREAD) do
117: call read();
118: end while;
119: end process;
120: end algorithm
*)
Fig. 5. SOAR application to Tromp’s algorithm (continued)
In short, Tromp’s algorithm gives an implementation of a single-writer single-
reader (SWSR) atomic bit, using 3 safe6 [18] (SWSR) bits: V,W and R, all
initialized to 0. Bits V and W are owned (written) by the writer, whereas R
is owned by the reader of the atomic bit. To simulate safe registers in +CAL,
we use the variables busy and value (lines 012-014), as well as macros in lines
020-034. The main code of the Tromp’s algorithm is given in lines 044-057 (the
write code) and 069-101 (the read code). Comments in these portions of code
(e.g., in lines 046, 050, or 070, 076, etc.) give the lines of the pseudocode as
stated in the original paper [26]. Below each such comment, there is a +CAL
translation of the corresponding pseudocode.
The SOAR part of the code in Figure 4 consists of operations on certain
history variables necessary for the implementation of SOAR (as well as CLMT).
History variables [1] play no role in the algorithm and serve only for the as-
sertions. These lines are written as a wrapper around the code of the original
algorithm in an oblivious manner; namely, no lines are inserted in the main
code of Tromp’s algorithm. For example, lines 037-043 and 058-060 are wrapped
around the original write code, whereas lines 064-068 and 102-106 are wrapped
around the original read code. Below, we explain in details the history variables
required by SOAR.
First, SOAR requires history variables wrs and rds (sets of write and read
operations), as well as history arrays (functions) Inv[], Resp[] and Ret[]. Initially,
wrs = {0}, i.e., wrs contains the identifier of the initial write w0, while Inv[0] =
Resp[0] = 0 and Ret[0] = v0 = 0 (lines 008-011). Besides, the following three
history variables are also needed (line 007): (i) globalClock to act as a global
clock and, hence, facilitate the implementation of functions Inv[] and Resp[],
and (ii) writeCount and readCount the counters for write and read operation
identifiers, respectively, which take values from non-overlapping domains. All
these variables/arrays are accessed only at the beginning (invocation) and the
end (completion) of read/write operations. We believe that the operations on
6 Basically, a safe register ensures that a read rd returns the last value written only
if rd is not concurrent with any write. In case of concurrency, a read may return an
arbitrary value.
history variables are very intuitive and simple to follow. We clarify, however,
two lines: (a) in line 041, the response time of the newly invoked write is set to
INF , where INF (infinity) represents a constant that such that the globalClock
cannot get greater than INF , and (b) in line 103, the returned value of the read
is taken from the returnV alue variable in which the main read code of Tromp’s
algorithm (lines 069-101) stores the read value.
Finally, constantsMAXWRITE (resp.,MAXREAD) denote the maximum
number of write (resp., read) operations invoked in the checked execution.
4.1 Asserting non-atomic executions
We used our implementation of Figure 4 to verify that certain, seemingly plau-
sible, “optimizations” of Tromp’s algorithm lead to the incorrect solution.
Fig. 6. Violation of atomicity after removing the condition in line 3 of Tromp’s algo-
rithm.
For example, it is not straightforward to see why the condition ‘if W 6= R’ in
line 3 of the Tromp’s read pseudocode is necessary (see line 079, Fig. 4) knowing
that this line is executed only if indeed W 6= R in line 1 of the original read
pseudocode (line 070, Fig. 4). However, removing this condition (i.e., lines 080-
082 and 085 of Fig. 4) leads to a violation of atomicity, which can be detected by
SOAR. Using the error output of the TLC model checker, we were able to extract
the execution that leads to the atomicity violation (see Figure 6). Interestingly,
such “simplified” Tromp’s algorithm remains regular [18], but it is not atomic.
In a similar way, we were also able to show that the instruction in line 6 of the
original pseudocode (line 095, Fig. 4) is also necessary. This demonstrates the
usability of SOAR in debugging and asserting non-atomicity in practice.
4.2 Performance
All our performance results are obtained running TLC model checker (using
4 processors) on a 4 dual-core Opteron 8216 with 8 GB of RAM. TLC model
checker is ran on an implementation of the Tromp’s algorithm in +CAL, varying
the number of invoked read/write operations.
Model checking was done to verify the atomicity of the Tromp’s algorithm
using both the CLMT and SOAR. Obtained graphs are given in Figure 7. Re-
sults are given for a specific variation of the CLMT, optimized for a single writer
scenario. Notably the optimization modifies the condition 2 of Definition 1, Sec-
tion 2.2 to impose that for any precedence relation ≺ and every i ∈ 1 . . .W − 1
wi ≺ wi+1 (where W is the total number of writes, represented by the vari-
able writeCount in our +CAL implementation, Figure 4). Moreover, the initial
write w0 was always pre-linearized before running the CLMT assertion, which
significantly improves its performance.
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Fig. 7. SOAR vs. CLMT comparison. The entire time required for model checking
Tromp’s algorithm is represented.
From Figure 7 it can be seen that already in model checks of Tromp’s algo-
rithm with as few as 6 read/write operations (e.g., with 3 reads and 3 writes) a
model check with SOAR takes more than an order of magnitude less time than
with CLMT. The difference is even more glaring if a non-atomic execution is
checked. For example, it takes only 15 milliseconds for SOAR to state that an
execution of 2 (without the read r21) is not atomic, whereas CLMT takes more
than 70 seconds. This represents a difference of 3-4 orders of magnitude already
for an execution with only 5 operations, and, by its design, the complexity of
CLMT grows exponentially with the number of operations in the execution.
In practice, when checking executions with a fairly small number of opera-
tions, SOAR is as fast as any assertion maintaining the global clock can be. By
maintaining the global clock, we mean maintaining the execution history in the
form of: 1) set of all operations invoked in the execution, 2) arrays of operations’
invocation and response times, and 3) the array of values written/read by oper-
ations. Indeed, our results show that, for all the points represented in Figure 7,
SOAR introduces no visible overhead with respect to a dummy assertion that
maintains the global clock.
5 Concluding Remarks
The concept of an atomic object was first introduced by Lamport [19,20] in the
context of read/write registers. This concept was later extended to objects other
than registers by Herlihy and Wing [14], under the notion of linearizability. In
this paper, we use notions of atomicity and linearizability interchangeably.
Atomicity assertions were proposed by Hesselink [15, 16]. These assertions
are not oblivious since they are based on the history variables that are inserted
in specific places of the checked algorithm. A fair amount of knowledge of the
checked algorithm is thus required.
As we discussed in the introduction, Chockler et al., [7] proposed a genuinely
oblivious atomicity assertion (quoted CLMT) that does not require any knowl-
edge, neither on the language nor on the algorithm. In [7], CLMT has been used
as the basis for the Partial Order machine automaton, that was in turn used
in forward simulations to prove the correctness of various atomic object imple-
mentations (another simulation based atomicity proof (of a lock-free queue) can
be found in the paper by Doherty et al. [8]). However, as we show in this pa-
per, CLMT imposes exponential complexity on the model checker. This is not
surprising given the result of Alur et al. [4], showing that model checking lin-
earizability is in EXPSPACE. SOAR circumvents this result by focusing on the
single-writer implementations.
In [26], Tromp proposed an atomicity automaton suitable for designing and
verifying atomic variable constructions. The automaton nodes represent the state
of a run on the atomic variable, whereas transitions represent read and write
operations. This automaton addresses only the single-writer single-reader atomic
constructions.
Some work was also devoted to checking the atomicity of transactional blocks
of code, e.g., [9, 10,13].
The simple greedy linearization idea that we employ in this paper is not new.
A similar idea was exploited by Wang and Stoller [27] as one of the steps in the
context of atomicity inference for programs with non-blocking synchronization.
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